2024/05/24 10:29 1/3 SLICE-FPGA

FPGA Software Installation

FPGA python software installation instructions.

Document Transfer

Copy the contents of the "NIST FPGA GUI" folder to local storage. There are five components needed to create the environment for the Comb GUI:

- 1. WinPython 2.7.10.3
- 2. Opal Kelly API
- 3. Python GUI and FPGA firmware
- 4. PyVISA.whl file
- 5. Opal Kelly Front Panel driver

Installation Process for SLICE-FPGA Software

- 1. Install WinPython 2.7.10.3 using the installer "WinPython-64bit-2.7.10.3". Remember the installation directory.
- 2. Open a new file explorer window and navigate to the WinPython installation (wherever you just installed it) and open the folder \python-2.7.10.amd64\Lib\site-packages.
- 3. Copy the entire "ok" folder into the site-packages directory of the WinPython Installation.
- 4. Open a WinPython command prompt using the shortcut in the WinPython install directory. This provides a command prompt that has the proper path variables to run the GUI using the WinPython installation. Type the following:
 - 1. pip install {whl file dir}\PyVISA-1.8-py2.py3-none-any.whl.
 - 2. Press tab to cycle through the autocomplete options. Example:
 - 3. c:\users\osa\WinPython> pip install c:\users\osa\fpga\PyVISA-1.8-py2.py3-none-any.whl
 - 4. 3.5. Install the Opal Kelly Front Panel Windows Drivers by double-clicking "FrontPanelUSB-Win-x64-4.5.6"

FPGA Control

The SLICE-FPGA dual-channel Offset Phase Lock Servo can be used to phase lock f_{CEO} and f_{opt} . Locking f_{opt} requires a reference CW laser and heterodyne setup (such as a 50:50 beam splitter and DWDM filter). The stability of the lock will depend on the reference laser used. All performance data is collected with a Rio Planex laser.

If you have not already done so, install Python and the FPGA software for controlling the SLICE-FPGA dual Offset Phase Lock Servo.

Software Startup

- 1. Open a WinPython command window and navigate to the folder "GUI and Firmware". Note that a WinPython command window is not the same as the Windows native CMD command line.
- 2. Start the SLICE-FPGA control GUI by typing "python XEM GUI3 VPv4.py", figure 1).




Fig. 1: Start FPGA GUI from Terminal

3. A start-up menu should appear (figure 2). Make sure "superlaserland_v12.bit" is selected and select an appropriate clock option: internal clock will use the FPGA's on board clock for timing, whereas external clock can be selected to allow synchronization between devices with a separate timing device. If you are unsure which to select, choose Internal Clock. Leave all other settings as default and press OK.




Fig. 2: FPGA GUI Start Screen

4. Navigate to the Filter Settings tab and select "Narrowband (6MHz)" for both DDC0 and DDC1 (figure 3).

2024/05/24 10:29 3/3 SLICE-FPGA




Fig. 3: Set Loop Filter Bandwidth

From:

https://www.vescent.com/manuals/ - Product Manuals

Permanent link:

https://www.vescent.com/manuals/doku.php?id=ffc:fpga&rev=1663773635

Last update: **2022/09/21 15:20**

