ffc:locking_electronics:rpm-100
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
ffc:locking_electronics:rpm-100 [2022/09/26 23:59] – external edit 127.0.0.1 | ffc:locking_electronics:rpm-100 [2022/09/27 20:27] – external edit 127.0.0.1 | ||
---|---|---|---|
Line 9: | Line 9: | ||
Please read [[: | Please read [[: | ||
- | ====Links==== | + | =====Links===== |
Click here for the [[http:// | Click here for the [[http:// | ||
Click here for the [[ffc: | Click here for the [[ffc: | ||
Line 67: | Line 67: | ||
< | < | ||
- | -Placeholder | + | -f< |
- | -Placeholder | + | -f< |
- | -Placeholder | + | -Current output for modulating pump diode on the FFC-100 |
- | -Placeholder | + | -PZT modulation output |
- | -Placeholder | + | -Output for feeding an external reference clock, which can improve 10MHz timing on onboard oscillator. Use requires specifying input frequency in the settings menu. |
=====Back Panel===== | =====Back Panel===== | ||
- | {{ : | + | < |
- | -Placeholder | + | -AC power entry module and fuse |
- | -Placeholder | + | -Currently Unused Extension port |
- | -Placeholder | + | -Reference Clock signal (+3V 10MHz) for clocking external equipment |
- | -Placeholder | + | -Analog Slow Servo control voltage (±10V) |
- | -Placeholder | + | -Ethernet port for communication with a computer |
+ | =====Software Setup===== | ||
+ | * Open the “WinPython-64bit-3.6.1.0Qt5” folder after installing WinPython, and launch the Spyder application within this folder. | ||
+ | * Open the “digital_servo_python_gui_RPM100” folder and locate the GUI control file named “XEM_GUI3.py”. | ||
+ | * Drag and drop the file into Spyder, and run the script to launch the GUI. | ||
+ | * A start-up menu should appear (figure ??). Check that the software can recognize the ethernet connection to the module. If the module is recognized, the device name and IP address will appear next to “Connected FPGAs”. If the device is not initially found, click “Broadcast discovery packet” to search for the device. Ensure “Push default values to Red Pitaya” is selected and press OK. | ||
+ | |||
+ | {{ : | ||
+ | |||
+ | * Navigate to the “Settings” tab and select the appropriate clock signal to be used. If using an external clock, type the frequency (in Hz) of your reference signal. | ||
+ | |||
+ | {{ : | ||
- | ====FPGA Control==== | + | =====FPGA Control===== |
The RPM-100 FPGA Controller can be used to phase lock ƒ< | The RPM-100 FPGA Controller can be used to phase lock ƒ< | ||
Line 95: | Line 106: | ||
- | ====Software Setup==== | ||
- | * Open the “WinPython-64bit-3.6.1.0Qt5” folder after installing WinPython, and launch the Spyder application within this folder. | ||
- | * Open the “digital_servo_python_gui_RPM100” folder and locate the GUI control file named “XEM_GUI3.py”. | ||
- | * Drag and drop the file into Spyder, and run the script to launch the GUI. | ||
- | * A start-up menu should appear (figure ??). Check that the software can recognize the ethernet connection to the module. If the module is recognized, the device name and IP address will appear next to “Connected FPGAs”. If the device is not initially found, click “Broadcast discovery packet” to search for the device. Ensure “Push default values to Red Pitaya” is selected and press OK. | ||
- | {{ : | ||
- | |||
- | * Navigate to the “Settings” tab and select the appropriate clock signal to be used. If using an external clock, type the frequency (in Hz) of your reference signal. | ||
- | |||
- | {{ : | ||
==== Locking ƒ(CEO) ==== | ==== Locking ƒ(CEO) ==== | ||
- | - Navigate to the “CEO Lock” tab and adjust the “Offset DAC 0” slider near the top left by clicking and dragging the slider until the the data in the Baseband IQ plot is circular (<imgref ceo_bbiq> | + | - Navigate to the “CEO Lock” tab and adjust the “Offset DAC 0” slider near the top left by clicking and dragging the slider until the the data in the Baseband IQ plot is circular |
- | - Press the “Lock” button (<imgref ceo_lock>, | + | - Press the “Lock” button (<imgref ceo_lock>, |
====Locking ƒ(opt)==== | ====Locking ƒ(opt)==== | ||
- | - Navigate to the “Optical Lock” window. | + | - Navigate to the “Optical Lock” window. |
- | - Press the “Lock” button (<imgref fopt_lock> | + | {{ :ffc:locking_electronics: |
+ | - Press the “Lock” button (<imgref fopt_lock> | ||
- Adjust PID settings (bottom middle of <imgref fopt_lock> | - Adjust PID settings (bottom middle of <imgref fopt_lock> | ||
+ | ====External Clock==== | ||
+ | The external clock input (#5 on the [[ffc: | ||
+ | |||
+ | < | ||
+ | |||
+ | The RPM-100 will attempt to use the specified frequency, however, due to the limitations of the FPGA's Peak Locked Loop hardware, certain frequencies work better than others. For example, frequencies such as 25MHz, 50MHz, 75MHz, 100MHz, 125MHz, or 200MHz will result in exact clocking and a clean 10MHz output signal. Unusual frequencies such as 42.3MHz cannot be used to produce a precise ADC clock or 10MHz reference. | ||
=====Troubleshooting===== | =====Troubleshooting===== | ||
====Overview==== | ====Overview==== |